



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/705,678	11/02/2000	Darrell D. Boggs	042390.P9577	6275

7590 11/20/2003

Eric S Hyman
Blakely Sokoloff Taylor & Zafman LLP
12400 Wilshire Boulevard 7th Floor
Los Angeles, CA 90025

EXAMINER

HUISMAN, DAVID J

ART UNIT	PAPER NUMBER
----------	--------------

2183

DATE MAILED: 11/20/2003

14

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/705,678

Applicant(s)

BOGGS ET AL.

Examiner

David J. Huisman

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 02 November 2000.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-19 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 November 2000 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2 and 3 6) ☐ Other: _____

DETAILED ACTION

1. Claims 1-19 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: #2. IDS as received on 7/19/2002 and #3. IDS as received on 10/7/2002.

Information Disclosure Statement

3. The IDS filed on 7/19/2002 includes a reference by Johnson, M., entitled "Out-of-Order." This reference has not been considered by the examiner because the IDS states that pages 127-146 have been provided. However, the examiner has only received pages 127-129.

Specification

4. The disclosure is objected to because of the following informalities: On page 2, line 21, replace "base don" with --based on--. Also, on page 8, line 6, replace "118" with --40--.
5. The applicant or their representatives are urged to review the specification and submit corrections for all mistakes of a grammatical, clerical, or typographical nature.

Appropriate correction is required.

Drawings

6. The application includes informal drawings. If, and when, this case is allowed, formal drawings will be required.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

8. Claims 1-4, 6-15, and 17-18 are rejected under 35 U.S.C. 102(b) as being anticipated by Sager, U.S. Patent No. 5,966,544.

9. Referring to claim 1, Sager has taught a processor comprising:

a) a replay queue to receive a plurality of instructions. See the buffer in Fig.7 and column 9, line 50, to column 10, line 2.

b) an execution unit to execute the plurality of instructions. See Fig.7 and column 8, lines 64-67.

c) a scheduler coupled between the replay queue and the execution unit to speculatively schedule instructions for execution. See Fig.7 and column 10, lines 7-32, and note that the mux can be interpreted as a scheduler since it selects one of multiple instructions to send to the execution core. It can be seen that the output instruction of the buffer (replay queue) goes to the mux, wherein the mux will eventually send that instruction to the execution unit.

d) a checker coupled to the execution unit to determine whether each instruction of the plurality of instructions has executed successfully, and coupled to the replay queue to dispatch to the replay queue each instruction that has not executed successfully. See Fig.7 and column 9, lines 50-53.

Art Unit: 2183

10. Referring to claim 2, Sager has taught a processor as described in claim 1. Sager has further taught an allocator/renamer coupled to the replay queue to allocate and rename those of a plurality of resources needed by the instruction. See the renamer component in Fig.7 and column 8, lines 33-50.

11. Referring to claim 3, Sager has taught a processor as described in claim 2. Sager has further taught a front end coupled to the allocator/renamer to provide the plurality of instructions to the allocator/renamer. See Fig.7 and column 8, lines 29-32.

12. Referring to claim 4, Sager has taught a processor as described in claim 2. Sager has further taught a retire unit to retire, the plurality of instructions, coupled to the checker to receive those of the plurality of instructions that have executed successfully, and coupled to the allocator/renamer to communicate a de-allocate signal to the allocator/renamer. See Fig.7, Fig.8, and column 14, lines 12-20. Also, it is inherent that when an instruction is retired, its resources (i.e. registers) are deallocated so that another instruction has the option to use them (as opposed to resources continuing to be allocated to an instruction which no longer requires them because that instruction has completed). If these resources were not deallocated, then they would not be available to the processor, thereby inhibiting execution.

13. Referring to claim 6, Sager has taught a processor as described in claim 1. Sager has further taught:

a) at least one cache system on a die of the processor. See the instruction cache and data cache in Fig.7. Also, see Fig.3 and column 7, lines 25-26.

b) a plurality of external memory devices. See Fig.2 and note the use of external main memory and hard disk storage.

Art Unit: 2183

c) a memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit. See Fig.6 and note that data can be provided from the data cache 310 to the ALU functional unit 300. It is inherent that if data is to be supplied to the execution units, then it must first be retrieved.

14. Referring to claim 7, Sager has taught a processor as described in claim 6. Sager has further taught that the at least one cache system comprises a first level cache system and a second level cache system. See Fig.2.

15. Referring to claim 8, Sager has taught a processor as described in claim 6. Sager has further taught that the external memory devices comprise at least one of a third level cache system, a main memory, and a disk memory. See Fig.2.

16. Referring to claim 9, Sager has taught a processor as described in claim 1. Sager has further taught a staging queue coupled between the checker and the scheduler. See the delay component in Fig.7. Also, see column 36-46, and note that the delay element acts as a queue in that it holds a copy of an instruction for multiple clock cycles until the same instruction completes all stages of execution.

17. Referring to claim 10, Sager has taught a processor as described in claim 1. Sager has further taught that the checker comprises a scoreboard to maintain a status of a plurality of resources. See Fig.8 and column 13, lines 18-31.

18. Referring to claim 11, Sager has taught a processor comprising:

a) a replay queue to receive a plurality of instructions. See the buffer in Fig.7 and column 9, line 50, to column 10, line 2.

Art Unit: 2183

b) at least two execution units to execute the plurality of instructions. See Fig.7 and Fig.5, and note the multiple execution cores.

c) at least two schedulers coupled between the replay queue and the execution units to schedule instructions for execution based on data dependencies and instruction latencies. See the mux and TLB/TAG components in Fig.7. From column 10, lines 7-32, note that the mux can be interpreted as a scheduler since it selects one of multiple instructions to send to the execution core. It can be seen that the output instruction of the buffer (replay queue) goes to the mux, wherein the mux will eventually send that instruction to the execution unit. In addition, from column 10, lines 15-25, note that the TLB/TAG component sends a scheduled "fake" instruction to the mux. From Fig.7, it should also be realized that the TLB/TAG component is between the replay queue (buffer) and execution units.

d) a checker coupled to the execution units to determine whether each instruction has executed successfully, and coupled to the replay queue to communicate each instruction that has not executed successfully. See Fig.7 and column 9, lines 50-53.

19. Referring to claim 12, Sager has taught a processor as described in claim 11. Sager has further taught a plurality of memory devices coupled to the execution units such that the checker determines whether the instruction has executed successfully based on a plurality of information provided by the memory devices. See Fig.8 and column 13, lines 18-31, and note that the scoreboard is a memory device that allows the checker to determine whether an instruction's execution was successful. The scoreboard's operation per cycle is dependent on the instruction that has been executed, which has been provided by the instruction cache (Fig.7) and accesses a register file (Fig.6).

Art Unit: 2183

20. Referring to claim 13, Sager has taught a processor as described in claim 12. Sager has further taught an allocator/renamer coupled to the replay queue to allocate and rename those of a plurality of resources needed by the plurality of instructions. See the renamer component in Fig.7 and column 8, lines 33-50.

21. Referring to claim 14, Sager has taught a processor as described in claim 13. Sager has further taught a front end coupled to the allocator/renamer to provide the plurality of instructions to the allocator/renamer. See Fig.7 and column 8, lines 29-32.

22. Referring to claim 15, Sager has taught a processor as described in claim 13. Sager has further taught a retire unit to retire the plurality of instructions, coupled to the checker to receive those of the plurality of instructions that have executed successfully, and coupled to the allocator/renamer to communicate a de-allocate signal to the allocator/renamer. See Fig.7, Fig.8, and column 14, lines 12-20. Also, it is inherent that when an instruction is retired, its resources (i.e. registers) are deallocated so that another instruction has the option to use them (as opposed to resources continuing to be allocated to an instruction which no longer requires them because that instruction has completed). If these resources were not deallocated, then they would not be available to the processor, thereby inhibiting execution.

23. Referring to claim 17, Sager has taught a method comprising:

a) receiving an instruction of a plurality of instructions. See Fig.7 and column 9, lines 36-43 and note that the checker receives instructions from a delay unit.

b) placing the instruction in a queue with other instructions of the plurality of instructions. See Fig.7 and column 9, lines 50-53, and note that the checker places instructions in a queue (buffer).

Recall that this buffer can hold multiple instructions. See column 9, line 63, to column 10, line

Art Unit: 2183

2.

c) speculatively re-ordering those of the plurality of instructions in a scheduler based on data dependencies and instruction latencies. See column 8, lines 52-63.

d) dispatching one of the plurality of instructions to an execution unit to be executed. See column 8, lines 64-67.

e) executing the instruction. See column 8, lines 64-67.

f) determining whether the instruction executed successfully. See Fig.7 and column 9, lines 31-36, and note the checker verifies the instruction's execution.

g) routing the instruction back to the queue if the instruction did not execute successfully. See column 9, lines 50-53.

h) retiring the instruction if the instruction executed successfully. See Fig.7, Fig.8, and column 14, lines 12-20.

24. Referring to claim 18, Sager has taught a method as described in claim 17. Sager has further taught allocating those of a plurality of system resources needed by the instruction. See column 13, lines 61-64.

25. Claims 1-4, 6, 9-15, and 17-19 rejected under 35 U.S.C. 102(e) as being anticipated by Merchant et al., U.S. Patent No. 6,212,626 (herein referred to as Merchant).

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the

Art Unit: 2183

inventor of this application and is thus not the invention “by another,” or by an appropriate showing under 37 CFR 1.131.

26. Referring to claim 1, Merchant has taught a processor comprising:

- a) a replay queue to receive a plurality of instructions. See the replay system 70 in Fig. 1. More specifically, stages 84 and 85 would make up the replay queue.
- b) an execution unit to execute the plurality of instructions. See Fig. 1, component 58.
- c) a scheduler coupled between the replay queue and the execution unit to speculatively schedule instructions for execution. See Fig. 1 and note that the replay mux is a scheduler since it selects one of multiple instructions to send to the execution core. It should be seen that the output instruction of the replay queue goes to the mux, wherein the mux will eventually send that instruction to the execution unit.
- d) a checker coupled to the execution unit to determine whether each instruction of the plurality of instructions has executed successfully, and coupled to the replay queue to dispatch to the replay queue each instruction that has not executed successfully. See Fig. 1, component 72.

27. Referring to claim 2, Merchant has taught a processor as described in claim 1. Merchant has further taught an allocator/renamer coupled to the replay queue to allocate and rename those of a plurality of resources needed by the instruction. See Fig. 1 and Fig. 2 and note that the scoreboard deals with renaming and allocation.

28. Referring to claim 3, Merchant has taught a processor as described in claim 2. Merchant has further taught a front end coupled to the allocator/renamer to provide the plurality of instructions to the allocator/renamer. See Fig. 1, component 52.

29. Referring to claim 4, Merchant has taught a processor as described in claim 2. Merchant

Art Unit: 2183

has further taught a retire unit to retire, the plurality of instructions, coupled to the checker to receive those of the plurality of instructions that have executed successfully, and coupled to the allocator/renamer to communicate a de-allocate signal to the allocator/renamer. See Fig.1, component 62. Also, when an instruction is retired, its resources (i.e. registers) are deallocated so that another instruction has the option to use them. See column 3, lines 27-29.

30. Referring to claim 6, Merchant has taught a processor as described in claim 1. Merchant has further taught:

a) at least one cache system on a die of the processor. Note the disclosure of a cache in column 3, lines 53-54. For a cache miss to occur, a cache system must exist.

b) a plurality of external memory devices. See column 2, lines 24-27. The existence of main memory and/or hard disk is inherent. These types of slower, but larger memories are used to hold programs and data for execution.

c) a memory request controller coupled to the execution unit to obtain a plurality of data from the at least one cache system and the plurality of external memory devices and to provide the plurality of data to the execution unit. See Fig.1, bus 98, and column 2, lines 24-27. Note that a controller would be required to retrieve and send data along bus 98 to some memory device.

31. Referring to claim 9, Merchant has taught a processor as described in claim 1. Merchant has further taught a staging queue coupled between the checker and the scheduler. See Fig.1, components 80, 81, 82, and 83.

32. Referring to claim 10, Merchant has taught a processor as described in claim 1.

Merchant has further taught that the checker comprises a scoreboard to maintain a status of a plurality of resources. See Fig.1, component 54, and Fig.2.

Art Unit: 2183

33. Referring to claim 11, Merchant has taught a processor comprising:

a) a replay queue to receive a plurality of instructions. See replay system 70 in Fig.1. More specifically stages 84 and 85 would make up the replay queue.

b) at least two execution units to execute the plurality of instructions. See Fig.1, component 58, and column 2, lines 65-66.

c) at least two schedulers coupled between the replay queue and the execution units to schedule instructions for execution based on data dependencies and instruction latencies. See the checker 72 and the replay mux 56 in Fig.1. Note that the mux is a scheduler in that it chooses between instructions supplied by the actual scheduler itself and instructions supplied by the replay queue. Also the checker schedules instructions to be replayed based on indications from the execution units.

d) a checker coupled to the execution units to determine whether each instruction has executed successfully, and coupled to the replay queue to communicate each instruction that has not executed successfully. See Fig.1, component 72.

34. Referring to claim 12, Merchant has taught a processor as described in claim 11.

Merchant has further taught a plurality of memory devices coupled to the execution units such that the checker determines whether the instruction has executed successfully based on a plurality of information provided by the memory devices. See Fig.2 and note that the scoreboard is a memory device that allows the checker to determine whether an instruction's execution was successful. The scoreboard's operation per cycle is dependent on the instruction that has been executed, which has been ultimately provided by the instruction queue memory (Fig.1).

35. Referring to claim 13, Merchant has taught a processor as described in claim 12.

Art Unit: 2183

Merchant has further taught an allocator/renamer coupled to the replay queue to allocate and rename those of a plurality of resources needed by the plurality of instructions. See Fig.1 and Fig.2 and note that the scoreboard deals with renaming and allocation.

36. Referring to claim 14, Merchant has taught a processor as described in claim 13.

Merchant has further taught a front end coupled to the allocator/renamer to provide the plurality of instructions to the allocator/renamer. See Fig.1, component 52.

37. Referring to claim 15, Merchant has taught a processor as described in claim 13.

Merchant has further taught a retire unit to retire the plurality of instructions, coupled to the checker to receive those of the plurality of instructions that have executed successfully, and coupled to the allocator/renamer to communicate a de-allocate signal to the allocator/renamer. See Fig.1, component 62. Also, when an instruction is retired, its resources (i.e. registers) are deallocated so that another instruction has the option to use them. See column 3, lines 27-29.

38. Referring to claim 17, Merchant has taught a method comprising:

a) receiving an instruction of a plurality of instructions. See Fig.1 and note that the checker receives an instruction via staging queue 80-83.

b) placing the instruction in a queue with other instructions of the plurality of instructions. See Fig.1 and note that the instruction may be placed in replay queue 84-85.

c) speculatively re-ordering those of the plurality of instructions in a scheduler based on data dependencies and instruction latencies. See column 2, lines 15-17, and lines 38-53. Note that instructions cannot be executed until their resources are available and the availability of these resources is dependent on the latencies of the instructions producing those resources.

d) dispatching one of the plurality of instructions to an execution unit to be executed. See Fig.1

Art Unit: 2183

and column 2, lines 62-65.

e) executing the instruction. See Fig.1 and column 2, lines 62-66.

f) determining whether the instruction executed successfully. See column 3, lines 46-48.

g) routing the instruction back to the queue if the instruction did not execute successfully. See Fig.1 and column 3, lines 17-32.

h) retiring the instruction if the instruction executed successfully. See Fig.1, component 62 and column 3, lines 23-27.

39. Referring to claim 18, Merchant has taught a method as described in claim 17. Merchant has further taught allocating those of a plurality of system resources needed by the instruction. See the scoreboard in Fig.1 and column 2, lines 43-44.

40. Referring to claim 19, Merchant has taught a method as described in claim 18. Merchant has further taught that retiring comprises:

a) de-allocating those of the plurality of system resources used by the instruction being retired. See column 3, lines 17-29.

b) removing the instruction and a plurality of related data from the queue. If an instruction is eligible for retirement, then there is no need to keep it in the queue, since it won't need to execute again. Therefore, it is inherent that the instruction along with its data will be removed.

Otherwise, if instructions were not removed, once the replay queue fills up due to its finite storage space, it will stay full and no additional instructions would be able to be stored for replay purposes.

Claim Rejections - 35 USC § 103

41. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

42. Claims 5, 16, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Sager, as applied above, in view of Baxter et al., U.S. Patent No. 5,944,818 (herein referred to as Baxter).

43. Referring to claim 5, Sager has taught a processor as described in claim 4. Sager has not explicitly taught that the retire unit is further coupled to the replay queue to communicate a retire signal when one of the plurality of instructions is retired such that the retired instruction and a plurality of associated data are removed from the replay queue. However, Baxter has taught such a concept. See Fig.2 and column 3, lines 43-55, and note that upon retirement, the corresponding instruction entry in the replay queue (MIQ) is discarded (via deallocation signal shown in Fig.2) since there is no longer a need to maintain the instruction. Likewise, when an instruction retires in Sager, there would be no need to maintain that instruction in the replay queue. Doing so would consume resources for no beneficial reason. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sager in view of Baxter so that upon retirement of an instruction, the retire unit communicates a signal to the replay queue in order to remove that instruction and its associated data (such as branch prediction information as disclosed in column 5, lines 64-66) from the queue.

Art Unit: 2183

44. Referring to claim 16, Sager has taught a processor as described in claim 15. Sager has not explicitly taught that the retire unit is further coupled to the replay queue to communicate a retire signal when one of the plurality of instructions is retired such that the retired instruction and a plurality of associated data are removed from the replay queue. However, Baxter has taught such a concept. See Fig.2 and column 3, lines 43-55, and note that upon retirement, the corresponding instruction entry in the replay queue (MIQ) is discarded (via deallocation signal shown in Fig.2) since there is no longer a need to maintain the instruction. Likewise, when an instruction retires in Sager, there would be no need to maintain that instruction in the replay queue. Doing so would consume resources for no beneficial reason. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sager in view of Baxter so that upon retirement of an instruction, the retire unit communicates a signal to the replay queue in order to remove that instruction and its associated data (such as branch prediction information as disclosed in column 5, lines 64-66) from the queue.

45. Referring to claim 19, Sager has taught a method as described in claim 18.

a) Sager has further taught that retiring comprises de-allocating those of the plurality of system resources used by the instruction being retired. It is inherent that when an instruction is retired, its resources (i.e. registers) are deallocated so that another instruction has the option to use them (as opposed to resources continuing to be allocated to an instruction which no longer requires them because that instruction has completed). If these resources were not deallocated, then they would not be available to the processor, thereby inhibiting execution.

b) Sager has not explicitly taught that retiring comprises removing the instruction and a plurality of related data from the queue. However, Baxter has taught such a concept. See Fig.2 and

Art Unit: 2183

column 3, lines 43-55, and note that upon retirement, the corresponding instruction entry in the replay queue (MIQ) is discarded (via deallocation signal shown in Fig.2) since there is no longer a need to maintain the instruction. Likewise, when an instruction retires in Sager, there would be no need to maintain that instruction in the replay queue. Doing so would consume resources for no beneficial reason. As a result, it would have been obvious to one of ordinary skill in the art at the time of the invention to modify Sager in view of Baxter so that upon retirement of an instruction, the retire unit communicates a signal to the replay queue in order to remove that instruction and its associated data (such as branch prediction information as disclosed in column 5, lines 64-66) from the queue.

Conclusion

46. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).

Grochowski et al., U.S. Patent No. 6,205,542, has taught a processor pipeline including replay. More specifically, instructions are speculatively executed. Those that encounter problems are replayed.

Keller et al., U.S. Patent No. 5,012,403, has taught an apparatus and method for replaying decoded instructions. Decoded instructions are stored in a silo and when a trap occurs, the

Art Unit: 2183


already decoded instructions can be replayed by retrieving them from the silo as opposed to decoding them again.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

DJH
David J. Huisman
October 16, 2003



EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100